

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5
6  entity Adder is
7      generic (
8          N : natural := 64
9      );
10     Port (
11         A      : in  std_logic_vector(N-1 downto 0);
12         B      : in  std_logic_vector(N-1 downto 0);
13         Cin     : in  std_logic;
14         S       : out std_logic_vector(N-1 downto 0);
15         Cout    : out std_logic;
16         Ovfl    : out std_logic
17     );
18 end Adder;
19
20 architecture Baseline of Adder is
21
22     signal C : std_logic_vector(N downto 0);
23 begin
24
25     C(0) <= Cin;
26
27
28     gen_ripple : for i in 0 to N-1 generate
29
30         S(i) <= A(i) xor B(i) xor C(i);
31
32
33         C(i+1) <= (A(i) and B(i)) or
34                 (A(i) and C(i)) or
35                 (B(i) and C(i));
36     end generate;
37
38
39     Cout <= C(N);
40
41
42     Ovfl <= C(N) xor C(N-1);
43 end architecture Baseline;
44
45
46
47 architecture Fastripple of Adder is
48     signal A_u, B_u : unsigned(N downto 0);
49     signal Cin_u     : unsigned(N downto 0);
50     signal result    : unsigned(N downto 0);
51 begin
52
53     A_u <= resize(unsigned(A), N+1);
54     B_u <= resize(unsigned(B), N+1);
55
56     Cin_u <= (others => '0') when Cin='0'
57             else to_unsigned(1, N+1);
58
59     result <= A_u + B_u + Cin_u;
60
61     S      <= std_logic_vector(result(N-1 downto 0));
62     Cout   <= result(N);
63
64
65     Ovfl <= (not (A(N-1) xor B(N-1))) and
66             (std_logic(result(N-1)) xor A(N-1));
67
68
69

```

```

70 end architecture Fastripple;
71
72
73
74 architecture ConditionalSum of Adder is
75
76     signal sum_low : std_logic_vector(N/2-1 downto 0);
77     signal sum_high0, sum_high1 : std_logic_vector(N/2-1 downto 0);
78
79     signal carry_mid : std_logic;
80     signal cout_high0, cout_high1 : std_logic;
81     signal cout_int : std_logic;
82
83     signal S_int : std_logic_vector(N-1 downto 0);
84
85 begin
86
87
88     base_case: if N = 1 generate
89         base: entity work.Adder(Baseline)
90         generic map (N => 1)
91         port map (
92             A => A,
93             B => B,
94             Cin => Cin,
95             S => S,
96             Cout => Cout,
97             Ovfl => Ovfl
98         );
99     end generate;
100
101
102     recursive_case: if N > 1 generate
103
104
105         lower: entity work.Adder(ConditionalSum)
106         generic map (N => N/2)
107         port map (
108             A => A(N/2-1 downto 0),
109             B => B(N/2-1 downto 0),
110             Cin => Cin,
111             S => sum_low,
112             Cout => carry_mid,
113             Ovfl => open
114         );
115
116
117         upper0: entity work.Adder(ConditionalSum)
118         generic map (N => N/2)
119         port map (
120             A => A(N-1 downto N/2),
121             B => B(N-1 downto N/2),
122             Cin => '0',
123             S => sum_high0,
124             Cout => cout_high0,
125             Ovfl => open
126         );
127
128
129         upper1: entity work.Adder(ConditionalSum)
130         generic map (N => N/2)
131         port map (
132             A => A(N-1 downto N/2),
133             B => B(N-1 downto N/2),
134             Cin => '1',
135             S => sum_high1,
136             Cout => cout_high1,
137             Ovfl => open
138         );

```

```

139
140
141     S_int(N/2-1 downto 0) <= sum_low;
142
143     S_int(N-1 downto N/2) <= sum_high0 when carry_mid='0'
144         else sum_high1;
145
146     cout_int <= cout_high0 when carry_mid='0'
147         else cout_high1;
148
149     S <= S_int;
150     Cout <= cout_int;
151
152
153     Ovfl <= (not (A(N-1) xor B(N-1)))
154         and (S_int(N-1) xor A(N-1));
155
156     end generate;
157
158 end architecture ConditionalSum;
159
160 architecture BCLA of Adder is
161
162
163     signal P, G : std_logic_vector(15 downto 0);
164     signal C      : std_logic_vector(16 downto 0);
165
166 begin
167
168     C(0) <= Cin;
169
170
171     gen_blocks: for i in 0 to 15 generate
172         signal p_bit, g_bit : std_logic_vector(3 downto 0);
173         signal c_int        : std_logic_vector(4 downto 0);
174     begin
175
176         c_int(0) <= C(i);
177
178         -
179         p_bit <= A(4*i+3 downto 4*i) xor B(4*i+3 downto 4*i);
180         g_bit <= A(4*i+3 downto 4*i) and B(4*i+3 downto 4*i);
181
182
183         c_int(1) <= g_bit(0) or (p_bit(0) and c_int(0));
184
185         c_int(2) <= g_bit(1) or
186             (p_bit(1) and g_bit(0)) or
187             (p_bit(1) and p_bit(0) and c_int(0));
188
189         c_int(3) <= g_bit(2) or
190             (p_bit(2) and g_bit(1)) or
191             (p_bit(2) and p_bit(1) and g_bit(0)) or
192             (p_bit(2) and p_bit(1) and p_bit(0) and c_int(0));
193
194         c_int(4) <= g_bit(3) or
195             (p_bit(3) and g_bit(2)) or
196             (p_bit(3) and p_bit(2) and g_bit(1)) or
197             (p_bit(3) and p_bit(2) and p_bit(1) and g_bit(0)) or
198             (p_bit(3) and p_bit(2) and p_bit(1) and p_bit(0) and c_int(0));
199
200
201         S(4*i+3 downto 4*i) <= p_bit xor c_int(3 downto 0);
202
203
204         P(i) <= p_bit(3) and p_bit(2) and p_bit(1) and p_bit(0);
205
206         G(i) <= g_bit(3) or
207             (p_bit(3) and g_bit(2)) or

```

```

208         (p_bit(3) and p_bit(2) and g_bit(1)) or
209         (p_bit(3) and p_bit(2) and p_bit(1) and g_bit(0));
210
211     end generate;
212
213
214     C(1) <= G(0) or (P(0) and C(0));
215
216     C(2) <= G(1) or
217         (P(1) and G(0)) or
218         (P(1) and P(0) and C(0));
219
220     C(3) <= G(2) or
221         (P(2) and G(1)) or
222         (P(2) and P(1) and G(0)) or
223         (P(2) and P(1) and P(0) and C(0));
224
225
226
227     gen_carries: for i in 3 to 15 generate
228     begin
229         C(i+1) <= G(i) or (P(i) and C(i));
230     end generate;
231
232
233     Cout <= C(16);
234
235     OVFL <= C(15) xor C(16);
236
237 end BCLA;
238
239 architecture CarrySelect of Adder is
240
241
242     signal S0_1, S1_1 : std_logic_vector(3 downto 0);
243     signal C0_1, C1_1 : std_logic;
244
245
246     signal S0_2, S1_2 : std_logic_vector(7 downto 0);
247     signal C0_2, C1_2 : std_logic;
248
249
250     signal S0_3, S1_3 : std_logic_vector(7 downto 0);
251     signal C0_3, C1_3 : std_logic;
252
253
254     signal S0_4, S1_4 : std_logic_vector(15 downto 0);
255     signal C0_4, C1_4 : std_logic;
256
257
258     signal S0_5, S1_5 : std_logic_vector(15 downto 0);
259     signal C0_5, C1_5 : std_logic;
260
261
262     signal S0_6, S1_6 : std_logic_vector(7 downto 0);
263     signal C0_6, C1_6 : std_logic;
264     signal OV0_6, OV1_6 : std_logic;
265
266     signal Csel : std_logic_vector(6 downto 0);
267
268 begin
269
270
271     blk0: entity work.Adder(Baseline)
272         generic map (N => 4)
273         port map (
274             A    => A(3 downto 0),
275             B    => B(3 downto 0),
276             Cin  => Cin,

```

```

277         S      => S(3 downto 0),
278         Cout    => Csel(0),
279         Ovfl    => open
280     );
281
282
283 blk1_c0: entity work.Adder(Baseline)
284     generic map (N => 4)
285     port map (
286         A => A(7 downto 4),
287         B => B(7 downto 4),
288         Cin => '0',
289         S => S0_1,
290         Cout => C0_1,
291         Ovfl => open
292     );
293
294 blk1_c1: entity work.Adder(Baseline)
295     generic map (N => 4)
296     port map (
297         A => A(7 downto 4),
298         B => B(7 downto 4),
299         Cin => '1',
300         S => S1_1,
301         Cout => C1_1,
302         Ovfl => open
303     );
304
305 S(7 downto 4) <= S1_1 when Csel(0) = '1' else S0_1;
306 Csel(1) <= C1_1 when Csel(0) = '1' else C0_1;
307
308
309 blk2_c0: entity work.Adder(Baseline)
310     generic map (N => 8)
311     port map (
312         A => A(15 downto 8),
313         B => B(15 downto 8),
314         Cin => '0',
315         S => S0_2,
316         Cout => C0_2,
317         Ovfl => open
318     );
319
320 blk2_c1: entity work.Adder(Baseline)
321     generic map (N => 8)
322     port map (
323         A => A(15 downto 8),
324         B => B(15 downto 8),
325         Cin => '1',
326         S => S1_2,
327         Cout => C1_2,
328         Ovfl => open
329     );
330
331 S(15 downto 8) <= S1_2 when Csel(1) = '1' else S0_2;
332 Csel(2) <= C1_2 when Csel(1) = '1' else C0_2;
333
334 blk3_c0: entity work.Adder(Baseline)
335     generic map (N => 8)
336     port map (
337         A => A(23 downto 16),
338         B => B(23 downto 16),
339         Cin => '0',
340         S => S0_3,
341         Cout => C0_3,
342         Ovfl => open
343     );
344
345 blk3_c1: entity work.Adder(Baseline)

```

```

346     generic map (N => 8)
347     port map (
348         A => A(23 downto 16),
349         B => B(23 downto 16),
350         Cin => '1',
351         S => S1_3,
352         Cout => C1_3,
353         Ovfl => open
354     );
355
356     S(23 downto 16) <= S1_3 when Csel(2) = '1' else S0_3;
357     Csel(3) <= C1_3 when Csel(2) = '1' else C0_3;
358
359     blk4_c0: entity work.Adder(Baseline)
360     generic map (N => 16)
361     port map (
362         A => A(39 downto 24),
363         B => B(39 downto 24),
364         Cin => '0',
365         S => S0_4,
366         Cout => C0_4,
367         Ovfl => open
368     );
369
370     blk4_c1: entity work.Adder(Baseline)
371     generic map (N => 16)
372     port map (
373         A => A(39 downto 24),
374         B => B(39 downto 24),
375         Cin => '1',
376         S => S1_4,
377         Cout => C1_4,
378         Ovfl => open
379     );
380
381     S(39 downto 24) <= S1_4 when Csel(3) = '1' else S0_4;
382     Csel(4) <= C1_4 when Csel(3) = '1' else C0_4;
383
384     blk5_c0: entity work.Adder(Baseline)
385     generic map (N => 16)
386     port map (
387         A => A(55 downto 40),
388         B => B(55 downto 40),
389         Cin => '0',
390         S => S0_5,
391         Cout => C0_5,
392         Ovfl => open
393     );
394
395     blk5_c1: entity work.Adder(Baseline)
396     generic map (N => 16)
397     port map (
398         A => A(55 downto 40),
399         B => B(55 downto 40),
400         Cin => '1',
401         S => S1_5,
402         Cout => C1_5,
403         Ovfl => open
404     );
405
406     S(55 downto 40) <= S1_5 when Csel(4) = '1' else S0_5;
407     Csel(5) <= C1_5 when Csel(4) = '1' else C0_5;
408
409
410     blk6_c0: entity work.Adder(Baseline)
411     generic map (N => 8)
412     port map (
413         A => A(63 downto 56),
414         B => B(63 downto 56),

```

```

415         Cin => '0',
416         S => S0_6,
417         Cout => C0_6,
418         Ovfl => OV0_6
419     );
420
421 blk6_c1: entity work.Adder(Baseline)
422     generic map (N => 8)
423     port map (
424         A => A(63 downto 56),
425         B => B(63 downto 56),
426         Cin => '1',
427         S => S1_6,
428         Cout => C1_6,
429         Ovfl => OV1_6
430     );
431
432 S(63 downto 56) <= S1_6 when Csel(5) = '1' else S0_6;
433 Csel(6) <= C1_6 when Csel(5) = '1' else C0_6;
434
435
436 Cout <= Csel(6);
437 Ovfl <= Csel(5) xor Csel(6);
438
439 end CarrySelect;
440
441 architecture CarrySkip of Adder is
442
443
444     constant BLOCK_SIZE : positive := 4;
445     constant NUM_BLOCKS : positive := N / BLOCK_SIZE;
446
447
448     signal c_chain : std_logic_vector(NUM_BLOCKS downto 0);
449
450
451     signal S_int : std_logic_vector(N-1 downto 0);
452
453 begin
454
455     c_chain(0) <= Cin;
456
457
458     gen_blocks : for i in 0 to NUM_BLOCKS-1 generate
459         signal block_prop : std_logic;
460         signal ripple_cout : std_logic;
461         signal block_a, block_b : std_logic_vector(BLOCK_SIZE-1 downto 0);
462     begin
463
464
465         block_a <= A(BLOCK_SIZE*(i+1)-1 downto BLOCK_SIZE*i);
466         block_b <= B(BLOCK_SIZE*(i+1)-1 downto BLOCK_SIZE*i);
467
468         RCA_BLOCK : entity work.Adder(Baseline)
469             generic map (N => BLOCK_SIZE)
470             port map (
471                 A => block_a,
472                 B => block_b,
473                 Cin => c_chain(i),
474                 S => S_int(BLOCK_SIZE*(i+1)-1 downto BLOCK_SIZE*i),
475                 Cout => ripple_cout,
476                 Ovfl => open
477             );
478
479
480
481         block_prop <= (block_a(0) xor block_b(0)) and
482                     (block_a(1) xor block_b(1)) and
483                     (block_a(2) xor block_b(2)) and

```

```

484         (block_a(3) xor block_b(3));
485
486
487     c_chain(i+1) <= (block_prop and c_chain(i)) or (not(block_prop) and ripple_cout);
488
489 end generate;
490
491
492 S     <= S_int;
493 Cout <= c_chain(NUM_BLOCKS);
494
495
496 Ovfl <= (A(N-1) and B(N-1) and not S_int(N-1)) or
497         (not A(N-1) and not B(N-1) and S_int(N-1));
498
499 end architecture CarrySkip;
500
501 architecture OCPC of Adder is
502
503
504     type pg4   is array (0 to 3) of std_logic_vector(1 downto 0);
505     type sum8  is array (0 to 7) of std_logic_vector(7 downto 0);
506
507
508     signal C : std_logic_vector(8 downto 0);
509
510
511     signal S0 : sum8;
512     signal S1 : sum8;
513
514     signal Cout0 : std_logic_vector(7 downto 1);
515     signal Cout1 : std_logic_vector(7 downto 1);
516
517
518     procedure bcla_8 (
519         signal A_in   : in  std_logic_vector(7 downto 0);
520         signal B_in   : in  std_logic_vector(7 downto 0);
521         constant cin   : in  std_logic;
522         signal S_out  : out std_logic_vector(7 downto 0);
523         signal Co_out : out std_logic
524     ) is
525         variable p : std_logic_vector(3 downto 0);
526         variable g : std_logic_vector(3 downto 0);
527         variable pb : std_logic_vector(7 downto 0);
528         variable gb : std_logic_vector(7 downto 0);
529         variable ci : std_logic_vector(4 downto 0);
530     begin
531
532         pb := A_in xor B_in;
533         gb := A_in and B_in;
534
535         for k in 0 to 3 loop
536             p(k) := pb(2*k+1) and pb(2*k);
537             g(k) := gb(2*k+1) or (pb(2*k+1) and gb(2*k));
538         end loop;
539
540         ci(0) := cin;
541         for k in 0 to 3 loop
542             ci(k+1) := g(k) or (p(k) and ci(k));
543         end loop;
544
545
546         for k in 0 to 3 loop
547
548             S_out(2*k) <= pb(2*k) xor ci(k);
549             S_out(2*k+1) <= pb(2*k+1) xor (gb(2*k) or (pb(2*k) and ci(k)));
550         end loop;
551
552         Co_out <= ci(4);

```



```

553     end procedure;
554
555 begin
556     C(0) <= Cin;
557
558
559     process(A, B, Cin)
560         variable p : std_logic_vector(3 downto 0);
561         variable g : std_logic_vector(3 downto 0);
562         variable pb : std_logic_vector(7 downto 0);
563         variable gb : std_logic_vector(7 downto 0);
564         variable ci : std_logic_vector(4 downto 0);
565     begin
566         pb := A(7 downto 0) xor B(7 downto 0);
567         gb := A(7 downto 0) and B(7 downto 0);
568         for k in 0 to 3 loop
569             p(k) := pb(2*k+1) and pb(2*k);
570             g(k) := gb(2*k+1) or (pb(2*k+1) and gb(2*k));
571         end loop;
572         ci(0) := Cin;
573         for k in 0 to 3 loop
574             ci(k+1) := g(k) or (p(k) and ci(k));
575         end loop;
576         for k in 0 to 3 loop
577             S0(0)(2*k) <= pb(2*k) xor ci(k);
578             S0(0)(2*k+1) <= pb(2*k+1) xor (gb(2*k) or (pb(2*k) and ci(k)));
579         end loop;
580         C(1) <= ci(4);
581     end process;
582
583     S(7 downto 0) <= S0(0);
584
585     gen_csa : for i in 1 to 7 generate
586
587         process(A, B)
588             variable p : std_logic_vector(3 downto 0);
589             variable g : std_logic_vector(3 downto 0);
590             variable pb : std_logic_vector(7 downto 0);
591             variable gb : std_logic_vector(7 downto 0);
592             variable ci : std_logic_vector(4 downto 0);
593         begin
594             pb := A(8*i+7 downto 8*i) xor B(8*i+7 downto 8*i);
595             gb := A(8*i+7 downto 8*i) and B(8*i+7 downto 8*i);
596             for k in 0 to 3 loop
597                 p(k) := pb(2*k+1) and pb(2*k);
598                 g(k) := gb(2*k+1) or (pb(2*k+1) and gb(2*k));
599             end loop;
600
601             ci(0) := '0';
602             for k in 0 to 3 loop
603                 ci(k+1) := g(k) or (p(k) and ci(k));
604             end loop;
605             for k in 0 to 3 loop
606                 S0(i)(2*k) <= pb(2*k) xor ci(k);
607                 S0(i)(2*k+1) <= pb(2*k+1) xor (gb(2*k) or (pb(2*k) and ci(k)));
608             end loop;
609             Cout0(i) <= ci(4);
610         end process;
611
612         process(A, B)
613             variable p : std_logic_vector(3 downto 0);
614             variable g : std_logic_vector(3 downto 0);
615             variable pb : std_logic_vector(7 downto 0);
616             variable gb : std_logic_vector(7 downto 0);
617             variable ci : std_logic_vector(4 downto 0);
618         begin
619             pb := A(8*i+7 downto 8*i) xor B(8*i+7 downto 8*i);
620             gb := A(8*i+7 downto 8*i) and B(8*i+7 downto 8*i);
621             for k in 0 to 3 loop

```

```

622         p(k) := pb(2*k+1) and pb(2*k);
623         g(k) := gb(2*k+1) or (pb(2*k+1) and gb(2*k));
624     end loop;
625     -- cin = 1
626     ci(0) := '1';
627     for k in 0 to 3 loop
628         ci(k+1) := g(k) or (p(k) and ci(k));
629     end loop;
630     for k in 0 to 3 loop
631         S1(i)(2*k) <= pb(2*k) xor ci(k);
632         S1(i)(2*k+1) <= pb(2*k+1) xor (gb(2*k) or (pb(2*k) and ci(k)));
633     end loop;
634     Cout1(i) <= ci(4);
635 end process;
636
637
638     S(8*i+7 downto 8*i) <= S1(i) when C(i) = '1' else S0(i);
639     C(i+1) <= Cout1(i) when C(i) = '1' else Cout0(i);
640
641 end generate gen_csa;
642
643 Cout <= C(8);
644 OVFL <= C(7) xor C(8);
645
646 end architecture OCPC;

```